the switching between high-resistance state (HRS) and lowresistance state (LRS) can be considered as a progressive "soft breakdown" and "recovery" process, controlled by oxygen vacancy modulation in the filament constriction [2] [3] [4] [5] [6] [7] [8] [9] [10] . Reliability issues in these devices such as retention, endurance, and variability have been extensively studied [5] [6] [7] [8] [9] [10] . Timedependent dielectric breakdown (TDDB) has also been used to investigate the forming, switching, and breakdown mechanisms [11] [12] [13] . Degradation of the critical filamentary constriction region will lead to endurance failure such as memory state stuck at either HRS or LRS or breakdown [6] [7] [8] [9] [10] [11] [12] [13] .
In contrast, resistance switching in the nonfilamentary-type RRAM has been attributed to the uniform defect profile modulation at the interface either with the electrode [14] and/or between two dielectric layers [15] , [16] . The vacancy modulated conductive oxide RRAM (a-VMCO) has demonstrated good nonfilamentary properties, such as area-dependent resistance switching, larger than 10× resistance window, selfrectifying, and self-compliance [15] , [16] . Its reliability issues such as retention, noise, and the differences from the filamentary RRAM have been discussed in detail [17] . Further optimization was explored, for example, by using higher set/reset voltage to improve the resistive window, but this leads to degradation and causes device breakdown [18] . The breakdown mechanism in a-VMCO RRAM has not been characterized in detail yet.
The time-to-breakdown Weibull plot has been extensively used to analyze the dielectric breakdown mechanism [19] [20] [21] . In addition to the well accepted percolation model with random defect generation, further investigations have been carried out recently to explain the bimodal Weibull distribution observed in nanoscale dielectrics, for example, by the localized defect generation in grain boundaries (GBs) of polycrystalline materials [22] [23] [24] , defect clustering effect in SiO 2 or high-k oxide materials [12] , or different defect generation rates (DGRs) in dual dielectric layers [25] , [26] . In this paper, we will investigate the TDDB mechanism in nonfilamentary a-VMCO by using the constant voltage stress (CVS) combined with Weibull plot and random telegraph noise (RTN)-based defect profiling technique. In the following sections, its unique features of TDDB dependence on voltage polarity, dielectric layer thickness, and cell areas will be studied to identify the breakdown mechanism. [18] , [28] .
II. DEVICES AND EXPERIMENT
As shown in Fig. 1(a) , a-VMCO devices were fabricated with a CMOS-compatible process. The active stack consists of an 8-nm PVD amorphous silicon (a-Si) layer and on the top of it, an 8-nm ALD TiO 2 layer crystallized in anatase phase [15] . The stack is sandwiched by TiN bottom electrode (BE) and top electrode (TE). The TiO 2 layer serves as resistive switching layer and the a-Si acts as the barrier and oxygen-scavenging layer.
The a-VMCO features forming free, self-compliance, and analog switching characteristics [16] , as shown in the dc I -V characteristics in Fig. 1(b) . The on/off window can be enhanced by increasing the reset voltage (V reset ), but further increase will lead to degradation and cause hard breakdown [17] . In order to investigate the defects' profile and their impact, RTN measurements are carried out at incremental biases for both LRS and HRS, and the typical RTN measurement procedure and results are given in Fig. 2(a)-(c) . Details of the defects and profile extraction methods and considerations can be found in [18] and [28] . CVSs are carried out to characterize the TDDB performance, which is interrupted at preset internals by RTN measurements to analyze the defect profiles. For each bias condition, 40-50 devices with the same size were stressed and the current was measured until reaching hard breakdown. To avoid the resistive switching during stress, CVS was applied with negative bias polarity when the cell is intrinsically at LRS and with positive polarity after it has been reset to HRS first. Table I summarizes the devices being used.
All the above samples have sizes ranging from 40 nm × 40 nm to 170 nm × 170 nm. Specific device sizes used are given in the figures or captions where applicable. More detailed device information can be found in [15] and [18] . 
III. RESULTS AND DISCUSSION
A. Polarity and Material-Dependent TDDB TDDB of the standard a-VMCO cell with 8-nm a-Si/8-nm TiO 2 stack (W1/P1) is examined first. The time to failure at the hard breakdown t BD are extracted, and its Weibull plot is shown in Fig. 3 (a) and (b) at opposite stress polarities, respectively [11] [12] [13] .
For negative CVS (LRS), it exhibits the bimodal distribution behavior. For positive CVS (HRS), a single-shallowslope Weibull distribution is observed, which is similar to the shallow one of the negative CVS. This voltage polarity dependence of breakdown and Weibull slopes has not been observed in the dielectrics in MIM capacitors or MOSFETs [11] [12] [13] , [19] [20] [21] [22] [23] [24] [25] [26] .
It is generally well accepted that a percolation path will be gradually formed during the stress through random defect generation, leading to an abrupt hard breakdown and the conventional single Weibull slope with good area scaling, as observed in thicker dielectric layers [19] [20] [21] . Bimodal slopes have also been reported in nanoscale dielectrics, and several different explanations have been provided [12] , [22] [23] [24] [25] [26] . In dielectrics with grains and GBs [22] [23] [24] , the steep Weibull slope at the lower percentile was attributed to breakdown at GBs leading to early device failure, and the upper percentile was mostly related to grain breakdown. Similar bimodal distribution has been observed in dual-layer structures with a transition from a steep Weibull slope at low percentiles to a shallow slope at high percentiles [25] , [26] and has been explained by the difference in DGRs in the two layers [26] . Defect clustering model has also been developed to explain the bimodal distribution in nanoscale dielectrics, by introducing the nonuniform clustering defect generation [12] . However, the coexistence of single and bimodal distributions at opposite stress polarities in a-VMCO devices in Fig. 3 has not been observed in other devices. It cannot be explained by the above mechanisms, either.
To further investigate the failure mechanism responsible for the bimodal distribution at negative CVS in a-VMCO [ Fig. 3(a) ], metal-(a-Si)-metal (MSM) devices consisting of a single amorphous-Si layer with the same thickness as the a-Si barrier layer in a-VMCO RRAM cells [29] are stressed at negative bias. As shown in Fig. 4 , the t BD Weibull distribution for a-Si MSM has a single slope, which is the same as the shallow slope in Fig. 3 (a) and (b), suggesting that the a-Si layer is responsible for the shallow slope breakdown in all these cases and the presence of TiO 2 reduces the early breakdown probability and causes the early steep slope at LRS. This seems agreeing well with the explanation in [26] that the DGR in the a-Si layer may be substantially lower than that in the TiO 2 layer, leading to the bimodal distribution in Fig. 3 
B. Area and Thickness-Dependent TDDB
Conventionally, time-to-failure follows the same Weibull distribution after area scaling [19] , [20] . To further examine the Weibull slopes and the responsible failure mechanism, negative and positive CVSs were performed in a-VMCO devices with different sizes and a-Si layer thicknesses (W2, W5-W7). the steeper slope. In contrast, devices stressed at positive CVS (HRS), as shown in Fig. 5 (e), scale well with area, exhibiting the shallow slope only. It is clear that the stress polarity has a significant impact on the Weibull distribution and also on how the device size and layer thickness affects the breakdown mechanism. This cannot be explained by the previously proposed mechanisms. Next, we will first describe in Section III-C the defect profile difference between the HRS at positive CVS and LRS at negative CVS, and also the physical process of bimodal TDDB caused by different DGRs. Based on their correlation, we will then investigate the TDDB polarity dependence in Section III-D.
C. Defect Profile Modulation and TDDB Process
Defects profiles have been extracted in our precious work for both the HRS and LRS using RTN signals in an unstressed a-VMCO device [18] , as shown in Fig. 6(a) . Defects exist in both TiO 2 and a-Si layers. At HRS, there is defects-"less" Fig. 7 . Schematic illustration of the breakdown process for dual-layer dielectric stack (a) for devices in the region 1 in Fig. 2(a) and (b) in the region 2. Green dashed arrow: stack does not break down when the bottom layer is broken. Black arrow: possible breakdown path of the stack. The impact of (c) DGR ratio in two layers and (d) a-Si layer thickness on Weibull distribution as in [26] .
region at TiO 2 side of TiO 2 /a-Si interfacial layer (IL), which does not exist at LRS, suggesting that defect profile modulation occurs predominantly at TiO 2 side of IL. The resistance states, represented by the read out current at V TE = 3 V, are correlated well with the "defects-less" region, as it becomes wider at HRS and narrower at LRS, as illustrated in Fig. 6(b) , confirming that the defect profile modulation in TiO 2 near the IL is responsible for the resistive switching. Note that this defect profile modulation is caused by the movement of preexisting defects in unstressed devices which have uniform spatial distribution in the lateral direction as shown in Fig. 6(b) [15]- [18] , instead of by those defects generated by the stress. The nature of the defects responsible for resistive switching in a-VMCO device has been investigated in [15] [16] [17] [18] . Switching in a-VMCO devices has been attributed to the distribution modulation of positively charged oxygen vacancies in the TiO 2 switching layer, through fieldaccelerated drift of the defects. This profile modulation of preexisting defects provides a foundation for analyzing the TDDB mechanism in a-VMCO RRAM.
For the physical process of bimodal Weibull distribution, Raghavan et al. [24] , [25] reported that it could be explained and modeled by the much higher new (DGRs) in localized GBs in high-k layer. The bimodal distribution occurs only in small size devices due to the random distribution of GBs where some devices may have many GBs, while others may only have a few, as shown in Fig. 7(a) and (b) . For large size devices, the average distribution of GB across the HK film leads to a single slope, hence an overall area scaling is not valid [25] . This seems to agree well with Fig. 5(a) . Wu et al. [12] further developed the nonuniform defect clustering generation model to explain the bimodal distribution. As shown in the TEM image in Fig. 1(a) , there indeed exists grains and GBs in the TiO 2 layer, which may intrinsically lead to localized or clustered defect generation and higher generation rates, and contribute to the bimodal distribution.
Nigam et al. [26] demonstrated that the difference in DGRs of the two layers can also change the Weibull distribution from bimodal to a single slope. For devices in region 1 in Fig. 3(a) , the number of GBs and defects generated in the top TiO 2 layer happens to be sufficiently high so that breakdown can take place anywhere through the top layer, which acts effectively as an electrode and the breakdown is controlled by the bottom a-Si layer only, as shown in Fig. 7(a) , resulting in the shallow slope.
For devices in region 2 in Fig. 3(a) , GBs and defects generated in the top TiO 2 layer is not sufficient to always warrant a conduction path when the bottom a-Si layer breaks down, as illustrated by the dashed green arrow in Fig. 7(b) . The top layer here can provide additional protection so that the breakdown probability at low t BD reduces in region 2 in Fig. 3(a) , resulting in the steep slope that deviates from the shallow slope in region 1. In another word, the breakdown at low t BD is controlled by both layers, as illustrated by the black arrow in Fig. 7(b) .
The results in [26] can be briefly summarized in Fig. 7 slope, and an increase of the weibit value where the transition occurs so that smaller sample sizes are required to observe the shallow part of the TDDB distributions due to area scaling effect [ Fig. 7(d) ] [19] , [20] . In the next section, we will examine the correlation between defect profile modulation in a-VMCO and the DGR difference as proposed above, and analyze its impact on the polarity, area and thickness dependence of Weibull distribution observed in a-VMCO devices.
D. Correlation Between Defect Profile and DGR
Since a-VMCO is at HRS when stressed at positive CVS and is at LRS at negative CVS, the difference in preexisting defect profile should have a significant impact on the breakdown process and mechanism, as illustrated in Fig. 8(a)-(c) by a photograph of TDDB mechanism in a-VMCO RRAM. The preexisting defect profile modulation occurs predominantly at TiO 2 side of IL, leading to the switching between the HRS and LRS. Defect generation by CVS (•) will form a percolation path leading to the breakdown [18] . Different Weibull distributions observed in a-VMCO can be explained as follows.
As shown in Fig. 8(a) , at HRS ("•"), the defects-"less" region at TiO 2 side of TiO 2 /a-Si IL region, which does not exist at LRS, leads to 10× higher overall device resistance. The good agreement between the shallow slopes in a-VMMCO in Fig. 3(b) and in the single a-Si layer MSM device shown in Fig. 4 where the TiO 2 layer is absent support the TDDB is controlled by the a-Si layer. The absence of preexisting defects in the TiO 2 /IL region under positive CVS at HRS widens the high-resistance "defect-less" region at TiO 2 side of IL, as shown in Fig. 5(b) . The much higher resistance in this TiO 2 region leads to a very high internal electric field. Since defect generation generally follows a power law against the stress voltage and stress time, N = A· V m · t n , [23] [24] [25] [26] , where N is the amount of degradation induced by defect generation, m and n are the power factors for stress voltage and time, respectively, and A is a constant. Higher internal electric field significantly increases the DGR, so that the breakdown is dominated by a-Si as shown in Fig. 7(a) , and hence the single slope and good area scaling under positive CVS shown in Figs. 3(b) and 5(e). This also agrees well with the explanation in Fig. 7(c) when the DGR ratio is larger than 10 4 .
In contrast, at LRS, the preexisting defects move back to TiO 2 side of TiO 2 /a-Si IL region (""), as shown in Fig. 8(b) , similar to that occurred in a fresh device [ Fig. 6(a) ], leading to 10× lower device resistance, lower internal electric field in TiO 2 , and a relatively lower local DGR. The smaller difference in DGR between TiO 2 and a-Si layers results in the bimodal Weibull distribution at LRS in Fig. 3(a) , as the shallow slope of the bimodal distribution occurs in devices with higher DGRs in TiO 2 layer, in which the breakdown is controlled by the more robust a-Si layer, hence the shallow slope [ Fig.7(a) ]. This is similar to what happened at positive CVS. The steep slope occurs in devices with less GBs and lower DGRs in TiO 2 , in which the breakdown is dominated by lucky events in the entire stack. The steep slope is determined by the full thickness of the complete stack, as shown in Fig. 7(b) and also in Fig. 7(c) when the DGR ratio is between 10 2 and 10 4 . To further examine the above analysis, TDDB in devices with different process conditions that lead to different qualities in TiO 2 layer and at its interface are measured. As shown in Fig. 9(a) and (b), W2/P2 has an improved overall processing condition with better quality in both TiO 2 and a-Si layers than W1/P1. The t BD has improved ∼10× at both CVS polarities when compared to W1. The process of W3 is improved over W2 by adding a specific cleaning treatment prior to the TiO 2 deposition; hence improved the quality of the TiO 2 only. Interestingly, as shown in Fig. 9(a) , further improvement of the TiO 2 quality alone leads to a further improvement only in the steep slope region at negative CVS, where the value of steep slope is unchanged but the weibit at the transition point from steep slope to shallow slope becomes higher. This agrees well with [25] and [26] that moderately less GBs and lowered DGRs in TiO 2 layer will lead to longer T BD in the steep slope region only, as shown in Fig. 7(c) . Furthermore, the improvement of TiO 2 quality in W3 is not sufficient enough to reduce its DGR significantly at the high local E ox under positive CVS, so that the TDDB at positive CVS in W2 and W3 is not affected and is still dominated by the a-Si, as shown in Fig. 9(b) . This result provides strong support for the correlation between defect profiles at HRS/LRS and DGRs during TDDB, and hence different Weibull distributions.
The above correlation can also explain a different TDDB area and thickness dependence at positive and negative stress polarities observed in Fig. 5(a) -(e). At positive CVS, the higher DGR in the wide "defect-less" region in TiO 2 leads to a single breakdown mechanism controlled by a-Si, hence the single shallow slope and good area scaling in the Weibull distribution even when the a-Si layer is thinner, because the overall DGR in a-Si is much lower than that in TiO 2 .
At negative CVS, the difference in DGR in a-Si and TiO 2 is smaller, but still exists, in the 8-nm TiO 2 /8-nm a-Si device (W2). This leads to the bimodal distribution and prevents the good area scaling [25] . When a-Si becomes thinner [ Fig. 5(b)-(d)] and stressed under the same voltage, the steep slope becomes dominant and the area-scaling is improved. This is because E ox in both layers increases proportionally, so that E ox value in a-Si increases much more due to its much higher resistance than the TiO 2 at LRS, leading to a higher DGR in a-Si [ Fig. 8(c) ], which is getting closer to that in TiO 2 eventually in devices with 3-nm a-Si layer and the breakdown is controlled by the entire stack. The Weibull distribution becomes dominated by one single steep slope, and hence the better area scaling. This also agrees with Fig. 7(d) that reducing the thickness of the more robust layer in the dual layer structure leads to an increase of the weibit value where the transition occurs and eventually a transition of Weibull distribution from bimodal slopes to a single steeper slope, as the dominating layer for TDDB shifts from the more robust layer to the entire stack [26] .
To further support this analysis, Weibull distributon at negative CVS with a-Si thickness ranging from 8 to 3 nm, all stressed under similar electric field, are compared in Fig. 10(a) . Reducing a-Si thickness leads to the steep slope becomes slightly shallwer when all thinner devices are stressed at the same E ox = −12.6 MV/cm, apart from the occasional early failures due to lower yield. This again agrees well with Fig. 7(d) , indicating that TDDB is controlled by the entire stack. Furthermore, t DB under the same E ox has sinificantly improved for thinner a-Si, as confirmed in Fig. 10(b) , indicating the better overall stack quality is achieved with thinner a-Si layer.
Based on the results obtained in this paper, several factors and their correlations should be considered in order to improve the TDDB in a-VMCO, including the preexisting defect profile modulation, its impact on local electric field and DGR, the thickness of the a-Si layer, the quality of the dieletric layers and their interface. The quality of a-Si layer determines the higher percentile at negative CVS and the overall performance at positive CVS, as the defect-"less" region in a-Si is the last strong hold before the device breakdown. Using thinner a-Si layer may improve the area scaling at negative CVS, and the resultant lower yield and higher DGR may need to be mitigated, possibly by keeping the same E ox in the a-Si layer. The quality of the TiO 2 layer is also critical, because it, combined with the a-Si layer, determines the lower percentile of the bimodal Weibull distribution at negative CVS.
IV. CONCLUSION
TDDB characteristics and mechanism in nonfilamentary a-VMCO RRAM are investigated in this paper by using CVS and Weibull distributions combined with the defect profile modulation obtained from the RTN technique. The unique feature of a bimodal Weibull distribution at LRS and a single shallow slope distribution at HRS, including its stress polarity, device area, and a-Si layer thickness dependence, can be explained by the correlation between defect profile modulation and different DGRs in different layers and in GBs in TiO 2 . The critical layers affecting the TDDB performance are identified, which provides useful guidance for device performance improvement. 
